In this paper, we report on high-k composite oxides that are formed by depositing multiple layers of HfO 2 
Rare-earth oxides (REOs) exhibit high dielectric constant and high conduction band offset with respect to silicon and are currently being investigated as high-k gate dielectrics for future ultrascaled devices. [5] [6] [7] [8] [9] Among the binary REOs, La 2 O 3 is considered as one of the most promising gate dielectric materials owing to its high ¬ and high band-gap energy. However, strong interdiffusion between InGaAs and La 2 O 3 occurs after postdeposition annealing (PDA) when La 2 O 3 is in direct contact with the In x Ga 1¹x As material. 10) In recent years, several groups have studied composite oxides such as HfO 2 /Al 2 O 3 , 11) CeO 2 /Al 2 O 3 , 12) and CeO 2 /HfO 2 13) on InGaAs for next-generation device applications. In this work, high-k composite oxides of La 2 O 3 and HfO 2 are investigated for n-In 0.53 Ga 0.47 As MOS capacitor application. HfO 2 is chosen because it has a k of 25 and an energy band gap of 5.5 eV, and is known to demonstrate inversion behavior with In x Ga 1¹x As. [14] [15] [16] [17] [18] An in situ molecular beam deposition (MBD) system was used to deposit the multiple layers of HfO 2 (0.8 nm) and La 2 O 3 (0.8 nm) on n-In 0.53 -Ga 0.47 As. The effects of PDA temperature and annealing gas atmosphere on the interface properties and device performances of HfO 2 /La 2 O 3 /n-In 0.53 Ga 0.47 As and La 2 O 3 /HfO 2 / n-In 0.53 Ga 0.47 As MOS capacitors are studied.
The device structure includes a 100 nm In 0.53 Ga 0.47 As layer with 5 © 10 17 cm ¹3 Si doping grown on the n-InP substrate by molecular beam epitaxy (MBE). The device process can be divided into four parts: surface treatment, oxide deposition, gate metal deposition, and ohmic contact formation. The wafers were first cleaned in 4% HCl solution for 3 min, followed by an (NH 4 ) 2 S solution dip for 30 min at room temperature. Then, the wafers were loaded into the MBD system to deposit the HfO 2 (0.8 nm)/La 2 O 3 (0.8 nm) multilayers on n-In 0.53 Ga 0.47 As at 300°C. The 10 layers of HfO 2 (0.8 nm) and La 2 O 3 (0.8 nm) MOS capacitors were fabricated and annealed at temperatures ranging from 400 to 550°C in N 2 for 5 min. Then, Ni/Au was deposited on the front side of the wafer as the gate contact metal and Au/Ge/Ni/Au was deposited on the back side of the n+ InP substrate as ohmic metal; both were deposited using an e-beam evaporator and the ohmic metal was annealed at 250°C for 30 s for optimum contact resistance. Figure 1 shows the X-ray photoelectron spectroscopy (XPS) spectra of the HfO 2 (0.8 nm)/La 2 O 3 (0.8 nm)/ n-In 0.53 Ga 0.47 As and La 2 O 3 (0.8 nm)/HfO 2 (0.8 nm)/n-In 0.53 -Ga 0.47 As composite oxide structures annealed at 400, 500, and 550°C in N 2 for 5 min. The As 3d, Ga 2p 3/2 , In 3d 5/2 , and O 1s XPS spectra of the samples with different PDA temperatures were analyzed to determine the film compositions and interface properties. In general, with increasing PDA temperature, more interactions between oxides and semiconductors occur, and the number of As-As bonds is reduced owing to the high-temperature annealing, as indicated by As 3d in Fig. 1 . When the PDA temperature was increased to 500°C, the amounts of As-, Ga-, and In-related oxides decreased for both composite oxide structures. The amount of La 2 O 3 increased for the La 2 O 3 /HfO 2 /n-In 0.53 -Ga 0.47 As structure, as indicated by the XPS O 1s peak in Fig. 1 . The slight reduction of the native oxides could be explained by the conversion of As-O, Ga-O, and In-O bonds to InAs, GaAs, and La 2 O 3 during thermal annealing for the La 2 O 3 /HfO 2 /n-In 0.53 Ga 0.47 As structure. However, the amount of La 2 O 3 that diffused into InGaAs increased with temperature for the HfO 2 /La 2 O 3 /n-In 0.53 Ga 0.47 As structure. The 500°C annealing not only converted the As-O, Ga-O, and In-O bonds to InAs and GaAs bonds but also resulted in the increase in the amount of La 2 O 3 diffusing into InGaAs for the HfO 2 /La 2 O 3 /n-In 0.53 Ga 0.47 As structure. Furthermore, the amounts of As-, Ga-, and In-related oxides increased significantly for both composite oxide structures when the PDA temperature was increased to 550°C, as indicated by the As 3d, Ga 2p 3/2 , and In 3d 5/2 spectra in Fig. 1 . This indicates that at the PDA temperature of 550°C, the diffusions of As, Ga, and In into the oxide layers were quite significant for both composite oxide structures. Some reports show that the semiconductor elements will diffuse into the oxide after annealing, resulting in the decrease in the oxide dielectric constant and the increase in the device capacitance equivalent thickness (CET). 19) In this case,
where C(accum.@ f = 1 kHz) is the capacitance of the accumulation region at frequency = 1 kHz, ¾ 0 is the vacuum permittivity, and ¾ SiO2 is relative permittivity of SiO 2 . A CET of 2.2 nm at 1 kHz with a low interface trap density (D it ) of 7.0 © 10 11 cm ¹2 0eV ¹1 was achieved, as estimated by the conductance method 20) for the La 2 O 3 /HfO 2 / n-In 0.53 Ga 0.47 As capacitor, as shown in Fig. 3(a) . A higher D it and a lower CET were obtained for the HfO 2 Table I . Furthermore, the device performance was further improved by forming gas (5% H 2 + 95% N 2 ) annealing. Figure 5 shows the C-V characteristics of the 5 layers of La 2 O 3 (0.8 nm)/HfO 2 (0.8 nm) and the 5 layers of La 2 O 3 (0.8 nm)/ HfO 2 (0.8 nm) on n-In 0.53 Ga 0.47 As MOS capacitors with PDA at 500°C in forming gas for 5 min. Frequency dispersion was improved owing to H 2 treatment, 21) especially for the La 2 O 3 /HfO 2 /n-In 0.53 Ga 0.47 As structure. The frequency dispersions were reduced from 3.5 to 2.9% and 2.8 to 2.6% for the La 2 O 3 /HfO 2 /n-In 0.53 Ga 0.47 As structure and HfO 2 /La 2 O 3 /n-In 0.53 Ga 0.47 As structure, respectively. However, the capacitances of both devices decreased after forming gas annealing. The device CET was improved for the 3 and 4 layers of the La 2 O 3 (0.8 nm)/HfO 2 (0.8 nm) structure on the n-In 0.53 Ga 0.47 As device after PDA at 500°C for 5 min in N 2 atmosphere. The C-V curves for the 3-layer device are shown in Fig. 6 ; for the composite oxide with 3 and 4 layers of the La 2 O 3 (0.8 nm)/HfO 2 (0.8 nm) structure, the CETs were reduced to 1.77 and 1.41 nm, respectively, after 500°C annealing, as measured at 1 kHz.
In summary, high-k composite dielectrics composed of La 2 O 3 and HfO 2 layers on n-In 0.53 Ga 0.47 As for MOS capacitor application are investigated. Overall, the La 2 O 3 / HfO 2 structure on the n-In 0.53 Ga 0.47 As MOS capacitor demonstrates better performance than the HfO 2 /La 2 O 3 structure on the n-In 0.53 Ga 0.47 As MOS capacitor after thermal treatment owing to the interaction between the composite oxides and InGaAs materials. A low CET of 1.41 nm at 1 kHz for 3 layers, a small frequency dispersion of 2.6%, and an excellent D it of 7.0 © 10 11 cm ¹2 0eV ¹1 can be achieved using multiple layers of La 2 O 3 (0.8 nm) and HfO 2 (0.8 nm) on In 0.53 Ga 0.47 As MOS capacitors with PDA at 500°C. 
